working FIFO and TPSRAM without packet flter
This commit is contained in:
19
simulation/coreparameters.v
Normal file
19
simulation/coreparameters.v
Normal file
@@ -0,0 +1,19 @@
|
||||
//--------------------------------------------------------------------
|
||||
// Created by Microsemi SmartDesign Mon Apr 13 21:41:11 2026
|
||||
// Parameters for CORETSE
|
||||
//--------------------------------------------------------------------
|
||||
|
||||
|
||||
parameter ECC_ENABLE = 0;
|
||||
parameter FAMILY = 26;
|
||||
parameter GMII_TBI = 1;
|
||||
parameter HDL_license = "E";
|
||||
parameter HOST_INTERFACE = 0;
|
||||
parameter MDIO_PHYID = 18;
|
||||
parameter PACKET_SIZE = 11;
|
||||
parameter SAL = 1;
|
||||
parameter SLIP_ENABLE = 0;
|
||||
parameter STATS = 1;
|
||||
parameter testbench = "User";
|
||||
parameter TXRX_INTR_ENABLE = 1;
|
||||
parameter WoL = 1;
|
||||
Reference in New Issue
Block a user