working FIFO and TPSRAM without packet flter
This commit is contained in:
100
designer/top/top_layout_log.log
Normal file
100
designer/top/top_layout_log.log
Normal file
@@ -0,0 +1,100 @@
|
||||
INFO: Reading User SDC file E:\AbhishekV\rising\ethernet_tpsram_test\constraint\top_derived_constraints.sdc.
|
||||
INFO: Reading User SDC file E:\AbhishekV\rising\ethernet_tpsram_test\constraint\timing_user_constraints.sdc.
|
||||
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.
|
||||
|
||||
No errors or warnings found.
|
||||
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
|
||||
***** Place and Route Configurations *****
|
||||
|
||||
Timing-driven : ON
|
||||
|
||||
Power-driven : OFF
|
||||
|
||||
I/O Register Combining : OFF
|
||||
|
||||
Global Pins Demotion : ON
|
||||
|
||||
Driver Replication : OFF
|
||||
|
||||
High-effort : ON
|
||||
|
||||
Repair min-delay : ON
|
||||
|
||||
Incremental : OFF
|
||||
|
||||
Inter-clock optimization : ON
|
||||
|
||||
|
||||
|
||||
INFO: Reading User PDC file E:\AbhishekV\rising\ethernet_tpsram_test\constraint\io\io_constraints.pdc. 0 error(s) and 0 warning(s)
|
||||
|
||||
|
||||
|
||||
Running Timing based Global Demotion.
|
||||
|
||||
Demoted 0 global pins.
|
||||
|
||||
|
||||
|
||||
Timing based Global Demotion completed successfully.
|
||||
|
||||
|
||||
|
||||
Running the I/O Bank and Globals Assigner.
|
||||
|
||||
Info: I/O Bank and Globals Assigner identified 18 fixed I/O macros, 32 unfixed I/O macros
|
||||
|
||||
Info: I/O Bank and Globals Assigner identified bank 'Bank4' as being fixed at VCCI:2.50V VCCR:n/a
|
||||
|
||||
Info: I/O Bank and Globals Assigner detected (1) out of (7) I/O Bank(s) with locked I/O technologies.
|
||||
|
||||
|
||||
|
||||
I/O Bank and Globals Assigner completed successfully.
|
||||
|
||||
Total time spent in I/O Bank and Globals Assigner: 7 seconds
|
||||
|
||||
|
||||
|
||||
|
||||
Placer V5.0 - 2025.1.0
|
||||
|
||||
|
||||
Design: top Started: Wed Apr 15 22:53:55 2026
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
Initializing High-Effort Timing-Driven Placement ...
|
||||
|
||||
|
||||
Clustering ...
|
||||
|
||||
|
||||
Placing ...
|
||||
|
||||
|
||||
Improving placement ...
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
CDC Report:
|
||||
|
||||
|
||||
Total number of CDC synchronizer driver/sink pairs : 40
|
||||
|
||||
|
||||
Maximum distance between CDC synchronizer driver & sink: 1 cluster(s)
|
||||
|
||||
|
||||
Generated the list of CDC synchronizer pairs in cdc_synchronizer.csv.
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
End of placement.
|
||||
|
||||
Reference in New Issue
Block a user