working FIFO and TPSRAM without packet flter
This commit is contained in:
23
designer/top/run_mapper.def
Normal file
23
designer/top/run_mapper.def
Normal file
@@ -0,0 +1,23 @@
|
||||
DESIGN=top
|
||||
DESDIR=E:\AbhishekV\rising\ethernet_tpsram_test\designer\top
|
||||
FAM=PolarFire
|
||||
DIE=PA5M300TS
|
||||
PACKAGE=fcg1152
|
||||
SPEED=-1
|
||||
VOLTAGE=1.05
|
||||
TEMPR=IND
|
||||
VOLTR=IND
|
||||
VCCI_1.2_VOLTR=IND
|
||||
VCCI_1.5_VOLTR=IND
|
||||
VCCI_1.8_VOLTR=IND
|
||||
VCCI_2.5_VOLTR=IND
|
||||
VCCI_3.3_VOLTR=IND
|
||||
RESTRICTPROBEPINS=1
|
||||
RESTRICTSPIPINS=0
|
||||
DSW_VCCA_VOLTAGE_RAMP_RATE=
|
||||
PLL_SUPPLY=
|
||||
SYSTEM_CONTROLLER_SUSPEND_MODE=0
|
||||
INIT_LOCK_FILE=
|
||||
CONFIGURATION_OVERRIDE_FILE=
|
||||
MSVT_EXPORT_DATA=0
|
||||
NETLIST_TYPE=EDIF
|
||||
Reference in New Issue
Block a user