working FIFO and TPSRAM without packet flter
This commit is contained in:
12
designer/top/RAM.cfg
Normal file
12
designer/top/RAM.cfg
Normal file
@@ -0,0 +1,12 @@
|
||||
modified_client \
|
||||
-logical_instance_name {MIV_RV32_C0_0/MIV_RV32_C0_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram_macro.u_ram_0} \
|
||||
-storage_type {SNVM} \
|
||||
-content_type {MEMORY_FILE} \
|
||||
-memory_file_format {Intel-Hex} \
|
||||
-memory_file {iog_cdr.hex}
|
||||
modified_client \
|
||||
-logical_instance_name {MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram_macro.u_ram_0} \
|
||||
-storage_type {SNVM} \
|
||||
-content_type {MEMORY_FILE} \
|
||||
-memory_file_format {Intel-Hex} \
|
||||
-memory_file {iog_cdr.hex}
|
||||
Reference in New Issue
Block a user