abhishek/Ethernet-IP-Core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

head tail filter testing done

Browse Source
This commit is contained in:
abhishekpythons
2026-04-17 18:14:15 +05:30
parent e4b91625ea
commit a8e7c14f45
294 changed files with 209839 additions and 208687 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
synthesis/synwork/layer0.duruntime
View File

@@ -2,13 +2,16 @@ Runtime Summary:
================
* Library: work, DesignUnit: miv_rv32_subsys_tcm_Z20
Hardware Generation Phase : 0h:00m:02s
Hardware Generation Phase : 0h:00m:03s
* Library: work, DesignUnit: miv_rv32_rr_pri_arb_3s_1s_1s
Hardware Generation Phase : 0h:00m:01s
* Library: work, DesignUnit: miv_rv32_debug_sba
Optimization Phase : 0h:00m:01s
* Library: work, DesignUnit: miv_rv32_ipcore_Z19
Hardware Generation Phase : 0h:00m:08s
Hardware Generation Phase : 0h:00m:14s
* Library: work, DesignUnit: miv_rv32_expipe_Z16
Hardware Generation Phase : 0h:00m:01s
@@ -24,19 +27,19 @@ Runtime Summary:
Optimization Phase : 0h:00m:01s
* Library: work, DesignUnit: CTSE_CORETSE_TOP_Z10
Hardware Generation Phase : 0h:00m:08s
Hardware Generation Phase : 0h:00m:12s
* Library: work, DesignUnit: CTSE_PEMSTAT_EIM_26s_1s_0s
Optimization Phase : 0h:00m:01s
* Library: work, DesignUnit: CTSE_TSMAC_TOP_Z9
Hardware Generation Phase : 0h:00m:06s
Hardware Generation Phase : 0h:00m:10s
* Library: COREJTAGDEBUG_LIB, DesignUnit: COREJTAGDEBUG_Z5
Hardware Generation Phase : 0h:00m:01s
Hardware Generation Phase : 0h:00m:02s
* Library: work, DesignUnit: COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2
Hardware Generation Phase : 0h:00m:02s
Hardware Generation Phase : 0h:00m:03s
The following design units have negligible CPU times:
=====================================================
@@ -94,8 +97,6 @@ Runtime Summary:
Hardware Generation Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_fixed_arb_3s
Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_rr_pri_arb_3s_1s_1s
Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5
Hardware Generation Phase, Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_fixed_arb_2s
@@ -386,6 +387,8 @@ Runtime Summary:
Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_subsys_tcm_Z20
Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_rr_pri_arb_3s_1s_1s
Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_ipcore_Z19
Initial Cleanup Phase, Optimization Phase: Negligible CPU time
* Library: work, DesignUnit: miv_rv32_expipe_Z16