abhishek/Ethernet-IP-Core
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

head tail filter testing done

Browse Source
This commit is contained in:
abhishekpythons
2026-04-17 18:14:15 +05:30
parent e4b91625ea
commit a8e7c14f45
294 changed files with 209839 additions and 208687 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
synthesis/synplify.log.bak.2
View File

@@ -22,7 +22,7 @@
Starting: E:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\bin64\mbin\synbatch.exe
Install: E:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro
Hostname: SOFTWARE-PC
Date: Wed Apr 15 19:30:13 2026
Date: Fri Apr 17 05:35:19 2026
Version: V-2023.09M-5
Arguments: -product synplify_base -licensetype synplifypro_actel -batch -log synplify.log top_syn.tcl
@@ -45,55 +45,55 @@ Running: synthesis in foreground
Running top_syn|synthesis
Running Flow: compile (Compile) on top_syn|synthesis
# Wed Apr 15 19:30:14 2026
# Fri Apr 17 05:35:20 2026
Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Wed Apr 15 19:30:14 2026
# Fri Apr 17 05:35:20 2026
Running: compiler (Compile Input) on top_syn|synthesis
# Wed Apr 15 19:30:14 2026
# Fri Apr 17 05:35:20 2026
Copied E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\synwork\top_comp.srs to E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\top.srs
compiler completed
# Wed Apr 15 19:33:17 2026
# Fri Apr 17 05:39:25 2026
Return Code: 0
Run Time:00h:03m:02s
Run Time:00h:04m:03s
Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Wed Apr 15 19:33:17 2026
# Fri Apr 17 05:39:25 2026
multi_srs_gen completed
# Wed Apr 15 19:33:21 2026
# Fri Apr 17 05:39:28 2026
Return Code: 0
Run Time:00h:00m:04s
Run Time:00h:00m:03s
Copied E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\synwork\top_mult.srs to E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis
Running: premap (Premap) on top_syn|synthesis
# Wed Apr 15 19:33:21 2026
# Fri Apr 17 05:39:28 2026
premap completed with warnings
# Wed Apr 15 19:33:37 2026
# Fri Apr 17 05:39:44 2026
Return Code: 1
Run Time:00h:00m:15s
Run Time:00h:00m:16s
Complete: Compile on top_syn|synthesis
Running Flow: map (Map) on top_syn|synthesis
# Wed Apr 15 19:33:37 2026
# Fri Apr 17 05:39:44 2026
License granted for 4 parallel jobs
Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Wed Apr 15 19:33:37 2026
# Fri Apr 17 05:39:44 2026
Copied E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\synwork\top_m.srm to E:\AbhishekV\rising\ethernet_tpsram_test\synthesis\top.srm
fpga_mapper completed with warnings
# Wed Apr 15 19:37:27 2026
# Fri Apr 17 05:43:22 2026
Return Code: 1
Run Time:00h:03m:50s
Run Time:00h:03m:37s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
TCL script complete: "top_syn.tcl"